Node bindings for gemmlowp
FPGA backend for RLX — per-graph datapath synthesis. IR → Verilog → bitstream.