Generates a bus-based VHDL IP from a register-map specification. An UART-bus master can be added if needed.