Determines the modules declared and instantiated in SystemVerilog files, producing a YAML file as output.
SystemVerilog parser library fully complient with IEEE 1800-2017
Helper crate of sv-parser
Helper crate of sv-parser
Helper crate of sv-parser
Helper crate of sv-parser
Helper crate of sv-parser